Abstract-A new orientation for a multidisciplinary industrial engineering program course on digital electronics is proposed. Students are trained to describe complete systems in very high speed integrated circuit hardware description language (VHDL). These systems have been previously modeled with Matlab/Simulink, including both continuous and discrete components. Digital controllers based on concurrent hardware are designed for these systems in the same framework. After developing and simulating the behavioral model of the system or plant, the controller is redescribed under the synthesis constraints and implemented in a field-programmable gate array evaluation board for verification, along with the system under control. In this way, the course is not only intended for digital electronics specialists but also for students with diverse engineering backgrounds.
Course on Digital Electronics Oriented to Describing Systems in VHDL I. INTRODUCTION
U NIVERSITY programs combine specialization and multidisciplinary education. The integration of different disciplines is often addressed by the students on their own, after receiving the content of the different courses. The incorporation of mature research results into the course content tends to increase the specialization of the educational syllabus, making necessary new efforts of integration among disciplines. On the other hand, modeling and design tools can be adapted to describe diverse systems that deal with information or energy processing. The understanding of the general information/energy processing system is a good motivation to learn specific technology, in this case, digital electronic design.
Nowadays, there is a common need to adapt course content to students with different backgrounds who participate in exchange programs. The objective is to make their integration possible without reducing the academic objectives.
The elective course Digital Electronic Systems, within the fifth (last) year of the multidisciplinary Industrial Engineering Degree (Bachelor and Master) at the University of Cantabria, was initially conceived for specialization purposes. The initial objective was to provide students with deeper knowledge of digital electronics after a first course on fundamentals. The group of students that this course was addressed to was homogeneous in the past, belonging to the specialization in industrial electronics and systems engineering. During recent years, the number of nonspecialist students that select the course has grown, and it is also very common to receive students that participate in exchange agreements; the most common are the following: Erasmus (European University Exchange Program), SICUE (Spanish Student Exchange Program), and bilateral agreements with North and South American universities. Recently, the course has been integrated into a new program taught in lingua franca (English) named "Diploma in Advanced Applied Technologies for Industry." The diploma, described in Table I , includes optional courses in Electronics, Systems Engineering, and Mechanics oriented to students with engineering background coming from different universities. Further details can be found in [1] . This paper describes the new contents and teaching methodology intended to enable students from diverse origins and engineering backgrounds to specify, model, and simulate systems using very high speed integrated circuit hardware description language (VHDL) [2] . While it is a common practice to teach an HDL to obtain synthesizable register transfer level (RTL) descriptions of digital circuits, here, new capabilities of VHDL as an educational tool are explored. Students attain greater abilities in designing test benches since they are based on plant modeling. From a digital designer's perspective, the test-bench file is complemented with the behavioral model of the plant being controlled. Once the whole system is described in VHDL, no other software or design framework is required to complete the design and verification. In a second stage, the students confront the design of digital controllers, first simulating the whole 0278-0046/$26.00 © 2010 IEEE plant under the same framework and, later through experimental verification, implementing the controller in a programmable logic device. In this way, students incorporate specification and design capabilities in integrated circuit controllers (concurrent) [3] - [5] as a complement to microprocessor-based controllers (sequential).
When required, the link with students' background is made using mathematical modeling software. In this case, the plant is first modeled and simulated using Matlab code or Simulink blocks. Later, the correspondence between Simulink blocks and basic VHDL descriptions is identified [6] . Initial examples use descriptions of switched power electronic converters, although the method can be generalized to other multivariable systems [7] . The VHDL model formalizes the specification under a nonproprietary standard, independent of the simulation and synthesis software. Both system and initial controller models are behavioral. After obtaining the appropriate specification skills, the controller description is modified to make synthesis possible.
Free-access simulation software such as ModelSim XE Starter, from Mentor Graphics, includes a graphic interface that enables both analog and digital representation of the circuit signals. Therefore, simulation results are straightforwardly analyzed as in any other continuous-time oriented simulator.
The techniques that are adapted for training purposes here have been successfully applied in research projects. These projects are focused on modeling and controlling power converters connected to the utility [8] - [10] and applied to the control of electric machine drives [11] - [16] .
Low-cost field-programmable gate array (FPGA) [17] evaluation boards allow students to be introduced to small-to medium-complexity digital designs in a one-semester course. These boards achieve enough speed performance to enable the students to be trained with cases that are similar to the ones found in real industrial applications.
II. STUDENTS AND METHODOLOGY
The course was presented in this form for the first time during the academic year 2007-2008, which was duplicated in the first and second semesters. In the first semester, the course was taught in Spanish and, in the second, in English within the Diploma in Advanced Applied Technologies. Three students participated in each term from different exchange programs, as shown in Fig. 1 , which also includes the recently enrolled students in the second semester of the academic year 2008-2009. The academic backgrounds of the students are diverse. None of them had previous knowledge of VHDL, although one of them had previous experience with Verilog.
The training methodology is consistent with the guidelines of the European Area of Higher Education. The objectives cover the following aspects: technical, methodological, and social skills, along with personal skills.
A. Technical Skills
The course objectives are to acquire competence in the following: 1) VHDL system modeling, starting from a mathematical description; 2) design; and 3) implementation of medium-complexity digital electronic systems using programmable devices with emphasis on the following aspects: 1) knowledge of the framework that is composed of different software tools, using both text and graphic interfaces (this is completed with an evaluation board, used to implement and verify the resulting designs); 2) determining the steps that the designer (engineer) should carry out during the system specification and modeling in order to obtain reliable control designs; 3) knowledge of the VHDL elements; 4) translation of the mathematical models of the components of a system into VHDL descriptions; 5) analysis, synthesis, and simulation of VHDL-described combinational and sequential circuits (gain practical experience of basic concepts of digital electronics using VHDL).
The following points refer to advanced aspects of the course that allow the students to tackle medium-complexity designs: 1) analysis, synthesis, and simulation of synchronous digital circuits; 2) selection of suitable programmable hardware depending on the application's technical needs; 3) criteria to select the most suitable strategy for the description of state machines; 4) design adaptation for implementation in the target programmable device; 5) clock signal distribution strategy and use of the "digital clock manager" (DCM) block; 6) definition of functional test for synchronous digital circuits; 7) use of the loop sentences to describe repetitive functions or functions applied to buses instead of single signals; 8) generalization of the circuit description by using generic and generate sentences. 
B. Methodological Skills
Technical details of the training methodology approach will be given in Section III. Students develop a practical approach to the design of digital circuits using VHDL and their implementation in complex programmable logic devices or FPGAs, motivated by the VHDL modeling of a system that will be controlled by the digital circuit. After a few theoretical classes on VHDL, students develop low-complexity digital circuits that will be components of the final controller. Students describe, simulate, and synthesize the digital circuits focused on possible real industry applications in the laboratory.
C. Social Skills
The participation of the students is encouraged during the theoretical classes. They should share their proposals with the instructors and other students to discuss strong and weak points and consistency with specifications. Discussions on system and digital circuit specifications are an important issue in the participative classes. Students learn to reuse previously designed code and to take into account initial conditions and interaction with other circuits.
Depending on the number of students, one or more working groups are formed to solve the given specifications. The maximum number of students allowed in the course is 16. The practical case (project) is divided by the students into blocks whose modeling and design is done by two or three students. Class presentations motivate the work load coordination.
D. Personal Skills
The Digital Electronic Systems course familiarizes engineering students with the definition of behavioral models using VHDL from previous mathematical models. The behavioral models in VHDL are defined under the same framework that will be used to design digital circuits focused on the control of the modeled systems (synthesizable models). Students develop practical digital electronics design skills, use technical datasheets, and search for useful information on the Web. They also learn to organize laboratory resources and to verify circuits using a commercial development board.
E. Workload Distribution
The course size is five European Credit Transfer System credits, and the student workload is distributed as shown in Table II .
F. Assessment
After one month of receiving instruction on VHDL and design tools, the students receive specifications of the plant to be modeled and controlled by the digital circuit. Based on the student's oral and written reports, the resulting performance, and the optimization of the VHDL description and digital circuit implementation, marks are given at the end of the course according to the following general criteria: 1) no satisfactory solution: fail; 2) simulation of the basic performance: C; 3) implementation in FPGA and functional verification: B; 4) verified new contributions that improve the circuit performance: A. Students are also required to write a self-assessment report. Some of the points highlighted by the students are the following.
1) Basic background in engineering is essential to follow the classes.
2) The course teaches the methods of engineering: making a plan of what to do, looking at the requirements that are given, and then solving the issues to carry out appropriate simulation and testing.
3) The course improves the students' team skills. 4) Troubleshooting the control circuitry is found to be faster because a simulation is easier to set up than a complete circuit setup. 5) Good technical experience to bring back to their universities.
III. FRAMEWORK
Although the Digital Electronic Systems course is focused on digital electronics, particularly on VHDL, the goal presented to the students is to develop a digital controller of a given system (plant), which is not digital. Two objectives are followed with this technique. The first one is to motivate students from diverse backgrounds, presenting a goal that can be well understood with their previous knowledge. The second one is to give the students some skills that are not usually included in a digital electronics course, such as analog system modeling using VHDL and closed-loop simulation of digital controllers. These skills can be very useful for students with diverse backgrounds (see Section II). Students integrate the description of the plant, the concurrent controller, and the interfaces between them in a single simulation and design framework. As an illustrative example, a summary of a design presented to the students would be the following, showing the hierarchy of the system.
• Test bench. Integration of behavioral models and the digital controller for closed-loop simulation.
• Plant under control (nonsynthesizable). The system to be controlled is modeled through finite-difference equations translated to VHDL.
• Digital controller (synthesizable). This is the digital circuit that will be designed and implemented by the students.
• Interface between the controller and the plant. Usually, it has both digital and analog parts:
• Digital part of the interface (synthesizable). For example, the digital block that controls A/D converters. • Analog part of the interface (nonsynthesizable). For example, the external A/D converters.
It is important to highlight from the beginning which parts will be synthesized and, therefore, implemented by the students in a programmable device and which parts are only behavioral models. Description constraints for synthesis will be introduced in a second stage, motivating the learning of concepts about digital circuit design.
Since the learning process starts by understanding the plant model and its control requirements, the design approach is "top-down." The description process starts with a specification and an algorithmic description of the plant and the controller. Later, the controller and other synthesizable parts will be redesigned for synthesis. At this initial stage, students learn about the different abstraction levels and the advantages that can be obtained from a concurrent description language.
The design strategy oriented to synthesis is learnt developing low-complexity codes for a controller and data acquisition components. In these first steps, academic examples that correspond to small digital systems such as registers or counters are reused. After the initial training, students propose a control algorithm initially oriented to evaluation purposes, which will be later adapted for synthesis. The introduction of the restrictions to make the synthesis possible is very suitable for training nonspecialist students in digital design, including the use of different types of objects in VHDL. The general idea is that the circuit is synthesizable when it is described using a clear RTL model. All the VHDL code of their synthesizable circuit must correspond to the structures used for basic digital components, which are reused. Therefore, the students have a clear idea of the result of the synthesis process in their controllers.
According to the training sequence shown in Fig. 2 , the instructor proposes the study of a plant with nontrivial complexity, in order to show the need for standard specification with a software tool that enables the adequate verification of the model. The initial study of the plant is carried out with Matlab-Simulink. The system definition requires the identification of the state variables, the differential equations (state equations), and the switch elements or conditional bifurcations. For extending the scope of the applications, a mathematical tool is preferred, but some students are used to working with SPICE whose netlist definition is a good starting point to identify the structural description style in VHDL.
The modeling process core consists in identifying the system components and obtaining their mathematical behavior and then translating these models into VHDL. The description approach is top-down, beginning with the identification of inputs and outputs. Then, the differential equations that define each component behavior are translated into finite-difference equations using a sufficiently small time increment Δt. This time increment imposes the clock frequency of the VHDL description that models the plant, with this clock being a virtual one and not necessarily coincident with the clock of the part of the circuit described for synthesis. When the model requires the description of discontinuities, bifurcation sentences are used, as in the case of switch modeling.
A. Examples of Modeling Switched-Mode Power Supplies
To illustrate the proposed methodology, examples based on available laboratory prototypes are described. The plants are switched power converters that the students model. Controllers [18] , whose specifications are proposed by the instructor, are designed by the students, and practical results are verified experimentally.
1) Case of a Resonant Converter:
As is shown in Fig. 3 , the plant is composed of two switches and a resonant tank. The target application is to ignite a discharge lamp.
The circuit is solved using the mathematical software by connecting the models of each circuit component shown in Fig. 4 . The circuit switches are modeled by a switch element whose state depends on a control signal. A threshold level is defined for the control signal in order to determine whether the output corresponds to input 1 or input 2. The control circuit generates the signal that defines the switches' states.
The finite-difference equations [19] for each component are obtained from the original differential equations and the circuit connections during states 1 and 2. In this case, (1) and (2) are valid for both states, (3) is for state 1, and (4) is for state 2. The digital clock period should be equal to the time increment used in the finite-difference equations Δt, or at least, it should be a multiple of Δt. This is the easiest way of making sure that the change from the equations of one state to another is coincident with the time in which the control signal (on-off) changes, and no drift takes place. It should be taken into account that the control signal is generated by the digital circuit and can change every clock period
The switches that select the ON and OFF states are translated into VHDL with bifurcation sentences, e.g., if . . . then . . . elsif . . . else . . . end if. In this way, the translation from the difference equations to the VHDL code is quite straightforward, as shown in Fig. 5 .
The purpose of the controller is to generate the adequate state 1 to state 2 sequence and vice versa (switching frequency) to ignite the lamp. The main controller inputs are the sign detection of the converter current and the lamp state (on-off). The lamp is modeled by R, as that in Fig. 3 , or an open circuit when it is in the ON and OFF states, respectively.
A simulation of both the converter and its controller models is run in ModelSim. Both digital and analog signals can be displayed at the same time, as shown in Fig. 6 , where, from top to bottom, the following signals can be observed: 1) input voltage V g ; 2) equivalent resistance of the lamp R; 3) digital signal that detects zero crossing of the resonant current ZeroCross; 4) on-off signal for the high side switch OnOf f ; 5) delayed version of on-off after the driver OnOf f Del; 6) resonant current in analog format i L ; 7) output voltage in analog format v o ; and 9) series capacitor voltage in analog format v Cs . The representation of both analog and digital signals together helps the students to understand the behavior of the whole system. Furthermore, any internal signal can be added to the simulation, which is very helpful for debugging the design, particularly for inexperienced designers such as students. 
2) Case of a Coupled-Inductor SEPIC:
In this case, students describe a more complex switched power converter, as is a single-ended primary inductor converter (SEPIC) with coupled inductors, considering both continuous and discontinuous conduction modes. The model is more complex than that in the resonant converter, so this converter is more appropriate for students with some experience in modeling systems. The converter, shown in Fig. 7 , will act as a front-end power factor correction stage. For the sake of clarity, equations describing the converter behavior do not consider losses in the circuit components. Once the method is understood, it would not be difficult to introduce parasitic effects.
Students receive the state equations for the different possible switch states: 1) Q on and D off; 2) Q off and D on; and 3) Q off and D off, which are defined by (5)- (7), respectively. The coupled inductors have been defined as a function of the primary magnetic inductance L m1 , the coupling coefficient k, and the turn ratio n = n 2 /n 1 that is equal to one. DCM appears during the Q off time if
The translation of the mathematical description of the different states into the Simulink diagrams is intuitive, although it is a step given by the instructor for the students. For this case, a three-level hierarchy was preferred. The lowest level has the coupled-inductor model, whose inputs are the voltages applied to the components' terminals and the outputs are the resulting currents, as shown in Fig. 8 .
This model is a component of the next level, which corresponds to SEPIC, including capacitors and switches modeled as shown in Fig. 4 , along with the coupled-inductor block.
The highest hierarchy level includes the SEPIC block connected to the rectified utility voltage, the controller drive signal, and a resistive load. The voltage supply and the load descriptions will be translated into the test bench of the VHDL project. The design oriented to synthesis will be a digital control circuit.
The VHDL codes corresponding to the described hierarchy levels are shown in Figs. 9-11 . A difference between the models of the resonant converter and SEPIC is that the latter is presented in a hierarchical way due to its increased complexity. This is a good opportunity to introduce structural VHDL descriptions to students, using components and hierarchies. 
IV. HARDWARE PLATFORM
At the beginning of the course, the digital controllers are described as a set of algorithms. However, once the students have seen how to describe simple digital blocks in synthesizable VHDL, the controller is described in this way. At this point, the key is to make the students think about the RTL scheme of their controller. They have to think about how to implement their control algorithms using digital blocks, such as multiplexers, counters, etc. Once the RTL scheme is clear, a synthesizable code is obtained easily following the code examples of the basic digital blocks that have been presented during the course. Furthermore, this methodology is also an introduction to code reuse.
Depending on the plant (resonant or SEPIC), the interface between the controller and the plant is different. In the case of the resonant converter, a closed-loop phase controller can be created using only binary signals such as the input current sign detection (ZeroCross in Fig. 6 ). In this case, the interface is very simple, consisting of only voltage level adaptation for the sensors. In the case of SEPIC, closed-loop operation requires the use of A/D converters. However, open-loop operation avoids the A/D converters. It should be pointed out that this is not a control theory course but a course of digital electronics. Any controller that includes a wide variety of digital blocks is valid, whether it is closed loop or not.
Once the VHDL controller description is validated for synthesis, students implement the circuit to verify its operation, completing the academic design cycle. The hardware chosen for the laboratory practical is a Spartan-3E FPGA from Xilinx. Among the available hardware resources, the main device is the XC3S500E Spartan-3E FPGA, which includes 232 pins that are configurable as an input or an output and more than 10 000 logic cells. The project development board also has A/D and D/A converters, different clock sources (among them, a 50-MHz onboard oscillator), switches, LEDs, a 16-character liquid crystal display, video graphics array, PS/2 and communication ports among other resources that enable the practical work to be done while minimizing the use of external components. Not all the components on the board are used in every case, such as the A/D and D/A converters. However, including a wide set of resources allows the board to be used in different designs.
The design implementation using the chosen hardware requires that the students learn to use the framework ISE Foundation (Xilinx), where the available software tools required to complete the design sequence are the following: initial debugging, behavioral simulation, synthesis, postsynthesis simulation, and final device configuration. Both behavioral and postrouting simulations are introduced. The first one is recommended for initial debugging, while the latter avoids delay or synchronization problems, which are very difficult to identify in the prototype. Using both simulations is the best way to ensure correct operation of the hardware circuit from the first use.
An example of the resulting practical work is shown in Fig. 12 , where the ignition lamp demonstration can be observed. Two oscilloscopes are used: one for the digital control signals and another for the outputs of the power section.
V. CONCLUSION
The new contents and training methodology for a Digital Electronic Systems course have been presented, illustrated with practical cases of power converters, where students are trained to model diverse systems using VHDL starting from models previously described with a mathematical tool such as Matlab/Simulink. System modeling provides motivation for learning digital circuit design oriented to the control of previously modeled systems. The design is developed under a single digital design framework. This framework enables the simulation of analog and digital systems by translating the systems' differential equations into finite-difference equations. Then, the direct correspondence between the mathematical blocks and the VHDL elements is determined.
Teaching experience indicates that this approach increases the students' skills in designing test benches, since they are not initially conceived as a group of test vectors but as a behavioral model of the plant under control.
On the other hand, the adaptation of digital design oriented tools to modeling and simulating mixed-signal systems is an extra effort that includes the definition of the time of the integration step, the acceptance of rather long simulation times, and familiarization with nontrivial details of the simulation tool in order to configure the representation of the analog signals. However, alternatives such as the originally conceived mixedsignal design framework are not so accessible for the students' characteristics of this course.
The new approach allows the course to be offered in the context of a new Diploma in Advanced Applied Technologies for Industry addressed to multidisciplinary engineering students who are not necessarily specialized in electronics, coming from diverse universities and backgrounds. Student exchange programs are therefore promoted with this activity. The resulting digital circuit designs are as similar as possible to that of real industrial application cases. Students are provided with a practical and efficient alternative to microcontroller-based control techniques.
